The upgrade on the ATLAS electronic systems in view of the High Luminosity challenge

Stefan Guindon (CERN) On behalf of the ATLAS Collaboration

> PANIC 2021 September 5th, 2021





Motivation for HL-LHC

• High Luminosity LHC: 2027 and beyond

- Instantaneous luminosities up to L \simeq 7.5×10³⁴ cm⁻² s⁻¹ (currently \sim 2x10³⁴)
- Pile-up $\langle \mu \rangle = 200$ interactions per bunch crossing (currently ~ 34)
- Deliver 4000 fb⁻¹ integrated luminosity at 14 TeV



- Fully exploit the physics potential of the HL-LHC:
- Continued extensive test of SM at the TeV scale
 - Precise measurements of Higgs couplings, including self-coupling
 - Precision SM measurements
 - Searches for new physics
 - Higgs as a portal to the dark sector





Challenges of HL-LHC Data-taking



• Average number of interactions per bunch crossing for 2018: $< \mu > ~ 36$

- Z->μμ candidate event with 65 additional reconstructed vertices from minimum bias interactions (μ ~ 90)
- HL-LHC: 200 interactions per bunch crossing
 - Challenges to online and offline detector performance



Mean Number of Interactions per Crossing



ATLAS in the HL-LHC





- Upgraded DAQ for higher rates
- Data streaming at 40 MHz for calorimeter and muon systems to off-detector readout and trigger electronics
- Inner Tracker (ITk): New all-silicon inner detector with coverage up to $|\eta| < 4$
- **High-Granularity Timing Detector (HGTD):** New silicon detector in end-cap region with excellent time resolution
- New muon chambers in inner barrel region

Sept 5, 2021

New Small Wheel pre-Installation





https://cds.cern.ch/record/2771285

Sept 5, 2021

Stefan Guindon (CERN)

New Small Wheel



- NSW electronics trigger and dataflow
- Trigger Rate upgrades up to 1 MHz in HL-LHC fully compliant with rates



- New MicroMegas (MM) and sTGC chambers installed during LS2
 - Using Front-End Link eXchange (FELIX): FE <--> backend components, FPGA-based
 - FEAST DC-DC rad-hard up to TID of 200 MRad and 5x10¹⁴ n/cm² NIEL
 - GBTx 130 nm CMOS chips for continuous read-out through FELIX

• SCA-GBTx-FELIX communication chain (inbound configuration to ASIC)

Phase-II Trigger architecture



- ATLAS Phase-II Trigger system will be L0-only
 - Hardware based Trigger at 40 MHz
 - Feature extractors for calorimeter and muon systems combined at Global Trigger with improved acceptance and momentum resolution
- Full FELIX read-out after LS3

• Event Filter Trigger

- Provide high-level Trigger functionality using algorithms close to offline reconstruction and tracking methods
- Recommendation to commit to a commodity-based solution



Radiation Maps at 4000 fb⁻¹



• TID > 10 MGy and 10¹⁶ 1 MeV n/cm² fluence in ITk inner system

- Up to 1 MGy TID and 10¹⁵ 1 MeV n/cm² fluence in the outer layers
- Use radiation tolerant ASIC designs and optimized services (100x Run-2 values)
- TID ~ 100 Gy and 10¹⁴ 1 MeVn/cm² in the outer layers of the detector
 - Allow use of flexible FPGA designs and single-point-failure-free engineering

Require qualification against TID (surface effects, transistor damage) and SEE (single event upsets, latch-up events)

ITk: Phase-II Inner Tracker



- All silicon tracker to replace the current ATLAS inner detector
- 4 strip and 5 pixel barrel layers + 2x6 strip disks and pixel ring layers



• In order to improve the present tracking performance in the HL-LHC environment:

- Tracking coverage up to $|\eta| < 4$
- About 10 times more track density
- Needs better tracking granularity: occupancy < 10 %
- Cope with increased readout rates
- Up to 1 MHz L0 Trigger rate

Material Budget



Reduction of material budget as much as possible

- Evaporative CO₂ cooling system with titanium pipes
- Light carbon structures (mechanical stability) and rad-hard monitoring
- Usage of optical links and point of load regulators in Strips
- Serial powering, 10 Gbps read-out links in Pixels

More than factor 2 in forward region vs current ID in Run 2



Sept 5, 2021

Stefan Guindon (CERN)

Submission of ITKPixV2 planned for March 2022

ATLAS electronics challenges: HL-LHC upgrades

ITK Pixel (RD53)

• ITk Pixel detector sensors:

- 3D-sensors in innermost layer
- Planar sensors in other layers
- Pixel size 100x25 µm² (innermost barrel), $50x50 \ \mu m^2$ (all other layers)
- Data output 4x1.28 Gbps / module

RD53: joint effort between ATLAS and CMS

- RD53A large prototype in 65 nm (half-size)
- Full size chip ITkPixV1
 - Produced in 65 nm technology
 - Radiation hard > 5 MGy (10^{16} neq/cm²)
 - Single Event Effects (SEE) hardened



- Pixel configuration registers with Triple Modular Redundancy (TMR)
- Global configuration and state machines in the chip periphery with self-correction
- SEU tests to test register cross-section





ITk Strips and SEE mitigation



- 8 sensor types (2 barrel, 6 endcap)
- Strips size: 2 5 cm

Parallel powering scheme

- 14 modules per LV channel
- Up to 4 modules per HV channel
- On-module power control and monitoring

ABCstar (Front End Chip)

• Binary readout

HCCstar (FE Interface Chip)

• Connects 10x ABC to stave

• AMACstar (Power Control and Monitoring)

- LV power LinPoL12V linear regulator
- LV power for module BPoL12V DC-DC
- HV switch using commercial chip

• All chips made in 130 nm technology





- SEE measurements have been performed on the current prototype chips
- Some design faults found and being fixed
- Full triplication of register map and safe control logic

Data transmission



- Electrical —> Optical signal transmission
 - Optical transceivers are very sensitive to SEE
 - Placed outside ITk volume
- CERN wide low power Gigabit Transceiver (IpGBT) for optical transmission
- Custom Gigabit Receiver Chip (GBCR) recovers the signal for IpGBT



- Data uplinks per FE chip up to 4×1.28 Gbps (up to 16 links on a quad module)
 - Multi-chip data aggregation on a module to reduce number of data links
- Measurement of peak-to-peak eye opening of 98 ps at the output link



Serial powering



• Serial powering chain: reduction in cabling and material budget for detector

- ITk Pixel modules are connected in series by a constant current source
- Serial powering chains with 3 to 14 modules are monitored by dedicated chip



- All module front-ends powered in parallel and regulated by 2 shunt-LDOs (analog, digital)
- Shunt-LDO allow voltage regulation with constant current from the external power source
- Average chain of about 10 modules

High Granularity Timing Detector

- **HGTD:** Active area coverage: **2.4 < ΙηΙ < 4.0**
- Low Gain Avalanche Detectors (LGADs)
 - R&D from ATLAS/CMS/RD50
 - Arrays of 15x15 1.3mm² sensors
 - n-p silicon planar detector + multiplication layer
 - Moderate gain ~ 10-50
 - Excellent time resolution < 30 ps pre-irradiation
 - Fast rise time ~ 0.5 ns





- 2 sensors + 2 ALTIROCs (ASICs) per module
- Radiation damage is a main concern:
 - Rad-hard up to 1.5 MGy TID and 2.5 x 10¹⁵ n/cm² NIEL
 - Replacement of sensor+ASIC



HGTD: Electronics and read-out



ATLAS LGAD Timing Integrated ReadOut Chip (ALTIROC)

- Submitted in TSMC 130 nm
- Designed for < 5 μA sensor leakage current per sensor pad
- Provide TOA (time-of-arrival) and TOT (time-overthreshold)
- Target time resolution < 50 ps at end-of-lifetime
- Main data stream and luminosity
- Radiation studies on-going
 - May need mitigation strategies
- Electric signals to PEB via FLEX
 - Tight spacing on PEB
- Bunch by bunch luminosity measurement capability (40 MHz)
 - Occupancy <---> # of interactions





LAr Calorimeter



Maheyer Shroff's Poster

CERN-LHCC-2017-018

- Main and trigger readout paths:
- **Trigger** readout is currently being upgraded as part of **Phase-I**
 - Better E resolution/longitudinal info
- Main readout will be updated for Phase-II
 - Calibration ASIC in HV-CMOS 180 nm
 - Replace front-end boards (FEB2) in CMOS 130 nm
 - Amplification and shaping of calorimeter signals
 - Full custom 14-bit ADC in 65 nm CMOS
 - Provides digital signals at 40 MHz
- All analog signals will be digitized and sent off-detector at 40 MHz





 Tests of phase-II boards on-going
e.g. LASP

Tile Calorimeter

- Full electronics replacement, both on and off detector
- Modular front-end mini-drawers (4 mini- vs. 1 super)
 - 12 Front-End Boards (FEBs) named FENICS (Front-End ElectroNICS) to shape and condition the PMT signals.
- Need for withstanding higher ambient radiation
- Some PMT replacement

Detector signals

PMT

- Light —> electric signals
- Main board for continuous digital conversion -> 40 MHz
- **Daughterboard** for LHC timing, configuration, readout

Front-end electronics (on-detector)

ADC

Signal conditioning and digitizer

FEB and Mainboard



Complete redundancy from the cell to the off-detector electronics

Daughterboard

Format

• Higher radiation levels, improved reliability and robustness of electronics

40 MHz

Q

TTC

DCS

DATA, RBK, DCS



Back-end electronics (off-detector)

TilePPr

- GBT

DCS

Cmd



FELIX

Level0 Trigger

1 MHz

Trigger

CERN-LHCC-2017-019

Muon Drift Tube (MDT)

CERN-LHCC-2017-017



- Improvements to muon transverse momentum resolution at L0
- Higher rates at HL-LHC: MDT readout electronics upgrade



- New front-end electronics testing and prototyping on-going:
 - New ASD (Amplifier-Shaper-Discriminator) and TDC ASICs on Mezzanine card
 - 130 nm technology
 - New CSM (Chamber Service Module): GBT chipset based
 - IpGBT, GBT-SCA, VTRx



Conclusions and Outlook





- Challenging HL-LHC environment with $<\mu> = 200$
 - Physics goals of HL-LHC
- Trigger + DAQ: L0 only trigger for Phase-II upgrade
 - FELIX common across all detectors
- Radiation hardness of electronics vital for ATLAS success up to 4000 fb⁻¹
 - Implementing robust designs against SEU and SEL, testing of ASICs on-going
 - Specific to all ATLAS front-end ASIC including IpGBT, VTRx, ...
 - ITk Pixel and Strip detectors need special care due to proximity of interaction point

• Global silicon shortage affecting production schedules of all electronics