

Nanoelectronic chip design: from physics principles to circuit design for production

Vasco Nunes - 99721

Supervisors: Prof. Susana Freitas
Prof. Diogo Caetano

Projecto Integrador de 2º Ciclo

29/01/2025



Motivation: Neuromorphic hardware is a solution for the von Neumann bottleneck

Thesis goal: Design and fabricate a simple neuromorphic chip with memristors

PIC2: Study, fabricate and simulate memristors


What is a memristor?

- Resistor with **memory**
- 4th fundamental circuit element
- I-V curve: **pinched hysteresis**




Fabrication

- **Si/Ag**-based memristors
- Electrochemical Metallization Mechanism (**ECM**)
- 9 samples were fabricated



Samples during the fabrication process




Final devices on the microscope

Simulation


Software: **Cadence** (industry-standard for circuit design)

Language: **Verilog-A** (hardware description language)

Model: **VTEAM** (Voltage Threshold Adaptive Model)



Cadence environment




I-V curve simulation

Thank you for your attention!

Full stack:

Si/SiO₂ / Ti (250 Å) / Pt (1500 Å) / Si/Ag / TiW (400 Å)



Sample #	Si (Å)	Ag (Å)
1	200	20
2		30
3		50
4		80
5		100
6	100	20
7		30
8		50
9		80

