



## Nanoelectronic chip design: from physics principles to circuit design for production

## Vasco Nunes - 99721

Supervisors: Prof. Susana Freitas Prof. Diogo Caetano

Projecto Integrador de 2° Ciclo

29/01/2025





**Motivation:** Neuromorphic hardware is a solution for the <u>von Neumann bottleneck</u>

**Thesis goal:** Design and fabricate a simple <u>neuromorphic chip with memristors</u>

**PIC2:** <u>Study</u>, <u>fabricate</u> and <u>simulate</u> memristors

#### What is a memristor?

- Resistor with **memory**
- 4<sup>th</sup> fundamental circuit element
- I-V curve: **pinched hysteresis**









### Fabrication

- Si/Ag-based memristors
- Electrochemical Metallization Mechanism (ECM)
- 9 samples were fabricated



Samples during the fabrication process



Final devices on the microscope

### Simulation

Software: Cadence (industry-standard for circuit design)

Language: **Verilog-A** (hardware description language)

Model: **VTEAM** (Voltage Threshold Adaptative Model)









## Thank you for your attention!

Vasco Nunes | PIC2 | Nanoelectronic chip design: from physics principles to circuit design for production | 29/01/2025

### JF TÉCNICO LISBOA



Full stack:

### Si/SiO2 / Ti (250 Å) / Pt (1500 Å) / Si/Ag / TiW (400 Å)



Sample #	Si (Å)	Ag (Å)
1		20
2		30
3	200	50
4		80
5		100
6		20
7	100	30
8		50
9		80

### IF TÉCNICO LISBOA

# inesc mn



Vasco Nunes | PIC2 | Nanoelectronic chip design: from physics principles to circuit design for production | 29/01/2025